



PCI Express Soft IP Core
by mstanisz on Apr 7, 2014 |
mstanisz
Posts: 1 Joined: Apr 30, 2009 Last seen: Dec 4, 2014 |
||
Hi,
I'm looking for an open source PCI Express (PCIe) soft IP core that will run on a Lattice ECP3 FPGA. I need to be able to run a PCIe Gen1 x1 endpoint, and if it has a DMA backend or Wishbone interface, that'd be awesome. I've looked on OC and searched on Google, but so far I haven't found a good solution. Does anyone have a recommendation for a good open source core? I'd be willing to modify the RTL myself if someone has a core that works for Altera or Xilinx too. Thanks! Matt |
RE: PCI Express Soft IP Core
by xshock on Oct 19, 2014 |
xshock
Posts: 1 Joined: Nov 17, 2008 Last seen: Aug 20, 2018 |
||
I am looking for the exactly same thing, open source PCI-E endpoint core to run on Lattice ECP3.
Did you happen to find a good solution? |



