A false write may triggered with current implementation.
This is because wb_req_s1 may be re-asserted at an end of transaction.

I suggest the following:
// Sync WISHBONE Request
always @(posedge phy_clk)
//Pini
//wb_req_s1 wb_req_s1
at file
rtl/verilog/usbf_wb.v