OpenCores
Home » All forums » USB » USB1.1 HostSlave IP Core
no use no use 1/1 no use no use
USB1.1 HostSlave IP Core
by annb on May 30, 2007 		annb
Posts: 1
Joined: Nov 21, 2008
Last seen: Apr 12, 2010
Has anyone successfully implemented this core in a Xilinx Virtex-4 FPGA?
Thanks!
no use no use 1/1 no use no use
© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.