OpenCores
no use no use 1/1 no use no use
regarding USB 2.0 Device Core
by mcarun on Nov 4, 2009
mcarun
Posts: 1
Joined: Oct 21, 2009
Last seen: Mar 15, 2010
hi
i am doing a project on FPGA spartan 3e kit i.e., developing a USB device core based on USB 2.0 specifications. i would like to get the VHDL code for the same.

i would be thankful if any one could help me.........

thank you
RE: regarding USB 2.0 Device Core
by horon on Nov 19, 2009
horon
Posts: 1
Joined: Dec 15, 2005
Last seen: Jan 16, 2019

i am doing a project on FPGA spartan 3e kit i.e., developing a USB device core based on USB 2.0 specifications. i would like to get the VHDL code for the same.


Why do not you look under SVN or project tabs? Is that one core useful?
Regarding USB2.0 PORT block diagram
by siri.smile on Aug 7, 2010
siri.smile
Posts: 2
Joined: Mar 12, 2010
Last seen: Nov 27, 2010
I m working on the project USB interface development..........
Can anyone help with USB2.0 exact port block diagram........... its really very very urgent.......... I need it in 2-3 days to complete my project..please.......... mail details to sravz.smile@gmail.com
no use no use 1/1 no use no use
© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.