ahci :: Overview

Project maintainers


Name: ahci_sata
Created: Feb 13, 2013
Updated: May 19, 2017
SVN: No files checked in

Other project properties

Category: Communication controller
Language: Verilog & VHDL
Development status: Stable
Additional info: none
WishBone compliant: No
WishBone version: n/a
License: LGPL


please check the source code from:

© copyright 1999-2017, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.