OpenCores

VTACH - Bell Labs CARDIAC reimagined in Verilog :: Overview

Project maintainers

Details

Name: vtach
Created: Jun 28, 2013
Updated: Mar 30, 2014
SVN Updated: Jun 29, 2013
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: reported / solved

★ Star 0 you like it: star it!

Other project properties

Category: Processor
Language: Verilog
Development status: Mature
Additional info: none
WishBone compliant: No
WishBone version: n/a
License: LGPL

Description

Verilog implementation of the old CARDIAC teaching computer from Bell (the one made out of cardboard). This version runs on a Spartan 3 board from Digilent and it is pretty faithful to the original.

Documentation about the project:


http://www.drdobbs.com/embedded-systems/the-heart-of-a-cpu/240153772
http://www.drdobbs.com/embedded-systems/expanding-vtach/240155198
http://www.drdobbs.com/embedded-systems/cardiac-to-fpga/240155599
http://www.drdobbs.com/embedded-systems/paper-to-fpga/240155922

© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.