Automatic BAUD rate generator
vhdl #1
Closed ocghost opened this issue almost 18 years ago
ocghost commented almost 18 years ago
respected sir, i am student .i wish to this project . so provide all details of project. yours obediently, selvakumar.p
jclaytons commented almost 12 years ago
Having this project available in VHDL is a great idea. I am going to upload a version of it in VHDL today. Thanks.
jclaytons closed this almost 12 years ago
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.