Please add "Verilog"
to the language field in the description here:
http://www.opencores.org/project,can
Thanks so much.