OpenCores
Issue List
HOWTO use testbench #26
Open Spellic opened this issue almost 10 years ago
Spellic commented almost 10 years ago

Has anybody ever used the testbench and can explain how to use it?

I see that it contains lots of not-synthesizeable code, so which simulation tool do I have to use? Does it work with ModelSim?

Spellic commented almost 10 years ago

Meanwhile I solve the problem myself.

  1. Create a new library in ModelSim
  2. Put all source files for CANcontroller and testbench into the corresponding folder.
  3. Compile the files
  4. start simulation of testbench file

The ModelSim Tutorial shows how to set Breakpoints and step through the code.

Thanks to myself ;-)

00cartledged commented over 9 years ago

I am trying to use the test bench as you have said above. I am using the library called work as it is the name given when you first create a new library. I have placed the source files into this folder and then tried to compile them all. It then produces a lot of errors saying "cannot open include file "timescale.v"" and every other source file apart from can_ibo.

I am new to modelsim so i might be doing something simply wrong. Could you help?

Thanks in advance

00cartledged commented over 9 years ago

I am trying to use the test bench as you have said above. I am using the library called work as it is the name given when you first create a new library. I have placed the source files into this folder and then tried to compile them all. It then produces a lot of errors saying "cannot open include file "timescale.v"" and every other source file apart from can_ibo.

I am new to modelsim so i might be doing something simply wrong. Could you help?

Thanks in advance

kernel0722 commented about 8 years ago

you can add +incdir+YOUR_SOURCE_PATH parameter to vlog to solve the problem

kenwells85 commented over 7 years ago

I used the Xilinx ISE simulator. I didn't know how to use the `include files correctly, so I copy/pasted the relevant settings from the included files directly into the files that called for that information. After that, the simulation worked fine. The freely distributed Xilinx ISE WebPACK should work in the same way.


Assignee
No one
Labels
Request