OpenCores
Username:
Password:

Remember me
Register

Browse

CAN Protocol Controller

Issue List
Register Assignment #8
Closed ocghost opened this issue almost 20 years ago
ocghost commented almost 20 years ago

hallo, i have some questions about the registers. It seems like the Register assignment of the Pelican SJA1000. It was same from Register 1 to Register 7, and from Register 10 to 19 was tx_data_0 to tx_data_9, from Register 20 to Register 29 the Rx_data_0 to Rx_data_9 and Register 31 was clock_divider Register. Was ist right? and what was the use of register 8,9,30? and are there also any other registers? thanks for the answers in advance.

igorm commented almost 20 years ago

Hi. Register set is the same as in SJA1000 with few exceptions:

Registers at the following addresses don’t exist: 8, 9 and 30. Bits related to the power down mode (sleep) and wake-up don’t exist. Best regards, Igor M.

igorm closed this almost 20 years ago
ocghost commented over 18 years ago

Hi There is no design doc attahced with this Project. Please tell me from where i can get the design Doc? Thanks Regards Anshul

Assignee
No one
Labels
Request
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.