Username:
Password:
Remember me
Register
Browse
Projects
Forums
About
Mission
Logos
Community
Statistics
HowTo/FAQ
FAQ
Project
SVN
WISHBONE
EDA Tools
Media
News
Articles
Newsletter
Licensing
Commerce
Shop
Advertise
Jobs
Partners
Maintainers
Contact us
cpu6502_tc - R6502 Processor Soft Core with accurate timing
Overview
News
Downloads
Bugtracker
Issue List
RESET & INTs not generating a SYNC signal
#6
Closed
fpga_is_funny
opened this issue about 6 years ago
fpga_is_funny
commented about 6 years ago
If a RESET, NMI or IRQ occurs, no SYNC signal is generated.
👍 0
👎 0
fpga_is_funny
commented about 6 years ago
Fixed in uploaded v1.4
fpga_is_funny
closed this about 6 years ago
Comment
Assignee
No one
Labels
Bug
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.