DDR SDRAM Controller Core
whisbone #4
Open oneill opened this issue about 18 years ago
oneill commented about 18 years ago
Hy! I think this core need 2 feature. whisbone complimant and std_pinout for generic memory socket. (DIMM182 etc.)
thx. Daniel
motormouth commented almost 7 years ago
the efficieny of this core it too bad!
motormouth commented almost 7 years ago
cannot be used in really project.
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.