I2C master/slave Core

slave accessed with a READ transfer is putting 1'bx on SDA_EN line. there is no interrupt request sent to the WB controller to request a byte for transmission after the address matched and slave entered in TX mode.