Real-time image processing
News
| Sep 28, 2014 | The project is RT level design of image component labeling and feature extraction. The design is captured in VHDL. The architecture is parallel and pipelined | waheed, abdul |
| Aug 8, 2014 | project details | waheed, abdul |
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.