Documented Verilog UART

Input Rx signal goes directly to combinatorial logic (to LUT). It causes time errors in post-synthesis modeling (and FPGA spartan6). Good idea is to use the buffer (clk d-trigger) for Rx.