Documented Verilog UART
News
| Jul 30, 2010 | Add advice on choosing speed. | Goddard, Tim |
| Jun 29, 2010 | Reduce tested frequency - getting some errors at >57600 baud. | Goddard, Tim |
| Jun 29, 2010 | Altered the interface to this slightly - the clock rate divider setting has changed to support high baud rates (tested up to 230400 baud). New formula in documentation. | Goddard, Tim |
| Jun 29, 2010 | Added files to SVN, removing alternate download | Goddard, Tim |
| Jun 28, 2010 | Fixing a bad grammatical | Goddard, Tim |
| Jun 28, 2010 | Added license terms to front page to make this as clear as possible. | Goddard, Tim |
| Jun 28, 2010 | Project setup | Goddard, Tim |
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.