SPI Master/Slave Interface

The documentation is very outdated and incomplete. It will be revised and updated.

Updated documentation rev 1.15. Chapter 1 and 2 are current. Now working on the ports description, synthesis guide, simulation guide, debug and verification guide, and core datasheets.

hi, am working on fpga..i have to write the vhdl code for spi interface.could u please help me out.

]\\\\\\\\