The code submitted here is in VHDL... But in the language feild its Verilog...
This is a very strange bug report. I'm pretty sure that this project code is written in Verilog and not VHDL. It just might be that you intended this bug report for a different project? Moti