Unneback, Michael

Versatile IO

## Overview

![Block-diagram](/usercontent/img/1240470275)

This is a modular IO component. With this modular IP design tou can get multiple (by default up to 8) IO channels. Each channel has a RX and TX FIFO with depth 31 bytes. The FIFO is based on the Versatile FIFO also available from OpenCores. All IO channels have a common bus interface compatible with 16550 UART. This makes software integreation easier

This IP support many different types of IO

-   16550 compatible UART
-   LED control
-   RGB LED control
-   RC5 compatible IR receiver

Other can be added


<h2 id="overview">Overview</h2>
<p><img src="/usercontent/img/1240470275" alt="Block-diagram" width="400" height="400" />

<p>
This is a modular IO component. With this modular IP design tou can get multiple (by default up to 8) IO channels. Each channel has a RX and TX FIFO with depth 31 bytes. The FIFO is based on the Versatile FIFO also available from OpenCores. All IO channels have a common bus interface compatible with 16550 UART. This makes software integreation easier
</p>
<p>
This IP support many different types of IO
<ul>
<li>16550 compatible UART</li>
<li>LED control</li>
<li>RGB LED control</li>
<li>RC5 compatible IR receiver</li>
</ul>
Other can be added
</p></p>


Browse

Versatile IO

Project maintainers

Details

Other project properties

Overview