OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] - Rev 204

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
204 Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). olivier.girard 3317d 07h /openmsp430
203 Update ChangeLog olivier.girard 3324d 06h /openmsp430
202 Add DMA interface support + LINT cleanup olivier.girard 3324d 06h /openmsp430
201 Update ChangeLog olivier.girard 3485d 06h /openmsp430
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 3485d 06h /openmsp430
199 Update ChangeLog olivier.girard 3591d 08h /openmsp430
198 Update GDB-Proxy to support new GCC/GDB compiler version from RedHat/TI olivier.girard 3591d 08h /openmsp430
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 3842d 07h /openmsp430
196 Update ChangeLog olivier.girard 3885d 06h /openmsp430
195 Update HTML documentation with configurable number of IRQ option. olivier.girard 3885d 06h /openmsp430
194 Update PDF and ODT documentation. olivier.girard 3885d 07h /openmsp430
193 Update FPGA projects with latest core RTL changes. olivier.girard 3885d 07h /openmsp430
192 Number of supported IRQs is now configurable to 14 (default), 30 or 62. olivier.girard 3885d 07h /openmsp430
191 Update ChangeLog olivier.girard 4025d 07h /openmsp430
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 4025d 07h /openmsp430
189 Update ChangeLog olivier.girard 4037d 07h /openmsp430
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 4037d 07h /openmsp430
187 Update ChangeLog olivier.girard 4138d 08h /openmsp430
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 4138d 08h /openmsp430
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 4139d 08h /openmsp430
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 4139d 08h /openmsp430
183 Update ChangeLog olivier.girard 4180d 06h /openmsp430
182 Minor update to reflect new ASIC_CLOCKING option. olivier.girard 4180d 06h /openmsp430
181 Update with latest oMSP Core version. olivier.girard 4180d 06h /openmsp430
180 Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-)		 olivier.girard 4180d 06h /openmsp430
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4189d 06h /openmsp430
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4189d 06h /openmsp430
177 Update ChangeLog olivier.girard 4206d 06h /openmsp430
176 Update FPGA projects with latest openMSP430 core RTL olivier.girard 4206d 06h /openmsp430
175 Update hardware breakpoint unit with the followings:
- fixed hardware breakpoint bug with CALL instructions.
- modified data read watchpoint behavior to also trigger with read/modify/write instructions.
- removed unused ports.		 olivier.girard 4206d 06h /openmsp430

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.