OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] - Rev 197

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 3784d 01h /openmsp430/
196 Update ChangeLog olivier.girard 3827d 00h /openmsp430/
195 Update HTML documentation with configurable number of IRQ option. olivier.girard 3827d 00h /openmsp430/
194 Update PDF and ODT documentation. olivier.girard 3827d 01h /openmsp430/
193 Update FPGA projects with latest core RTL changes. olivier.girard 3827d 01h /openmsp430/
192 Number of supported IRQs is now configurable to 14 (default), 30 or 62. olivier.girard 3827d 01h /openmsp430/
191 Update ChangeLog olivier.girard 3967d 01h /openmsp430/
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 3967d 01h /openmsp430/
189 Update ChangeLog olivier.girard 3979d 01h /openmsp430/
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 3979d 01h /openmsp430/
187 Update ChangeLog olivier.girard 4080d 02h /openmsp430/
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 4080d 02h /openmsp430/
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 4081d 02h /openmsp430/
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 4081d 02h /openmsp430/
183 Update ChangeLog olivier.girard 4122d 00h /openmsp430/
182 Minor update to reflect new ASIC_CLOCKING option. olivier.girard 4122d 00h /openmsp430/
181 Update with latest oMSP Core version. olivier.girard 4122d 00h /openmsp430/
180 Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-)		 olivier.girard 4122d 00h /openmsp430/
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4131d 00h /openmsp430/
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4131d 00h /openmsp430/
177 Update ChangeLog olivier.girard 4148d 00h /openmsp430/
176 Update FPGA projects with latest openMSP430 core RTL olivier.girard 4148d 00h /openmsp430/
175 Update hardware breakpoint unit with the followings:
- fixed hardware breakpoint bug with CALL instructions.
- modified data read watchpoint behavior to also trigger with read/modify/write instructions.
- removed unused ports.		 olivier.girard 4148d 00h /openmsp430/
174 Cleanup dmem_wr generation logic. Important note: this is not a bug fix, only beautification. olivier.girard 4148d 00h /openmsp430/
173 Update ChangeLog olivier.girard 4181d 22h /openmsp430/
172 GDB-Proxy now supports multi-core systems as well as hardware and software memory breakpoints.
It is to be noted that in a multi-core environment, software breakpoints can be configured for shared or dedicated program memory topologies.		 olivier.girard 4181d 22h /openmsp430/
171 Update in order to add Hardware breakpoint support.
Hardware breakpoint are here only added for development purpose in order to add multi-core features as well as software & hardware breakpoint support to the GDB-Proxy.		 olivier.girard 4181d 23h /openmsp430/
170 Update ChangeLog olivier.girard 4203d 00h /openmsp430/
169 Update the Mini-debugger with multi-core support.
Up to quad core systems are now supported by the GUI.		 olivier.girard 4203d 00h /openmsp430/
168 Add missing second oMSP system. olivier.girard 4203d 00h /openmsp430/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.