OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] - Rev 211

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
211 Add custom printf function to reduce program memory footprint (the TI/RH GCC version is huge). Note that this function was created by DJ Delorie ( http://www.delorie.com/ ) olivier.girard 3116d 00h /openmsp430/
210 Add support for both MSPGCC and TI/RH-GCC toolchains. Add detection of debug ports for OS-X. olivier.girard 3116d 01h /openmsp430/
209 Update ChangeLogs olivier.girard 3143d 14h /openmsp430/
208 Update tools to run with latest CPU core version. olivier.girard 3143d 14h /openmsp430/
207 Simulation now works seamlessly under Linux, OS-X and Windows (Cygwin) olivier.girard 3143d 14h /openmsp430/
206 Update ChangeLog olivier.girard 3240d 14h /openmsp430/
205 Thanks again to Johan W. good feedback, the following updates are implemented:
- Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment.
- Update oscillators enable generation to relax a critical timing paths in the ASIC version.
- Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).		 olivier.girard 3240d 14h /openmsp430/
204 Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). olivier.girard 3247d 15h /openmsp430/
203 Update ChangeLog olivier.girard 3254d 14h /openmsp430/
202 Add DMA interface support + LINT cleanup olivier.girard 3254d 14h /openmsp430/
201 Update ChangeLog olivier.girard 3415d 13h /openmsp430/
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 3415d 13h /openmsp430/
199 Update ChangeLog olivier.girard 3521d 16h /openmsp430/
198 Update GDB-Proxy to support new GCC/GDB compiler version from RedHat/TI olivier.girard 3521d 16h /openmsp430/
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 3772d 15h /openmsp430/
196 Update ChangeLog olivier.girard 3815d 14h /openmsp430/
195 Update HTML documentation with configurable number of IRQ option. olivier.girard 3815d 14h /openmsp430/
194 Update PDF and ODT documentation. olivier.girard 3815d 15h /openmsp430/
193 Update FPGA projects with latest core RTL changes. olivier.girard 3815d 15h /openmsp430/
192 Number of supported IRQs is now configurable to 14 (default), 30 or 62. olivier.girard 3815d 15h /openmsp430/
191 Update ChangeLog olivier.girard 3955d 15h /openmsp430/
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 3955d 15h /openmsp430/
189 Update ChangeLog olivier.girard 3967d 15h /openmsp430/
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 3967d 15h /openmsp430/
187 Update ChangeLog olivier.girard 4068d 15h /openmsp430/
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 4068d 15h /openmsp430/
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 4069d 15h /openmsp430/
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 4069d 15h /openmsp430/
183 Update ChangeLog olivier.girard 4110d 14h /openmsp430/
182 Minor update to reflect new ASIC_CLOCKING option. olivier.girard 4110d 14h /openmsp430/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.