OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] - Rev 188

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 3995d 06h /openmsp430/trunk/
187 Update ChangeLog olivier.girard 4096d 06h /openmsp430/trunk/
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 4096d 06h /openmsp430/trunk/
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 4097d 06h /openmsp430/trunk/
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 4097d 06h /openmsp430/trunk/
183 Update ChangeLog olivier.girard 4138d 05h /openmsp430/trunk/
182 Minor update to reflect new ASIC_CLOCKING option. olivier.girard 4138d 05h /openmsp430/trunk/
181 Update with latest oMSP Core version. olivier.girard 4138d 05h /openmsp430/trunk/
180 Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-)
olivier.girard 4138d 05h /openmsp430/trunk/
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 4147d 04h /openmsp430/trunk/
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 4147d 04h /openmsp430/trunk/
177 Update ChangeLog olivier.girard 4164d 05h /openmsp430/trunk/
176 Update FPGA projects with latest openMSP430 core RTL olivier.girard 4164d 05h /openmsp430/trunk/
175 Update hardware breakpoint unit with the followings:
- fixed hardware breakpoint bug with CALL instructions.
- modified data read watchpoint behavior to also trigger with read/modify/write instructions.
- removed unused ports.
olivier.girard 4164d 05h /openmsp430/trunk/
174 Cleanup dmem_wr generation logic. Important note: this is not a bug fix, only beautification. olivier.girard 4164d 05h /openmsp430/trunk/
173 Update ChangeLog olivier.girard 4198d 03h /openmsp430/trunk/
172 GDB-Proxy now supports multi-core systems as well as hardware and software memory breakpoints.
It is to be noted that in a multi-core environment, software breakpoints can be configured for shared or dedicated program memory topologies.
olivier.girard 4198d 03h /openmsp430/trunk/
171 Update in order to add Hardware breakpoint support.
Hardware breakpoint are here only added for development purpose in order to add multi-core features as well as software & hardware breakpoint support to the GDB-Proxy.
olivier.girard 4198d 03h /openmsp430/trunk/
170 Update ChangeLog olivier.girard 4219d 05h /openmsp430/trunk/
169 Update the Mini-debugger with multi-core support.
Up to quad core systems are now supported by the GUI.
olivier.girard 4219d 05h /openmsp430/trunk/
168 Add missing second oMSP system. olivier.girard 4219d 05h /openmsp430/trunk/
167 Update LX9 Microboard FPGA example.
It now includes a dual-core oMSP system with a shared 16kB program memory.
Each core has its own 2kB data memory and an additional 2kB shared data memory.
olivier.girard 4219d 05h /openmsp430/trunk/
166 Update documentation with new I2C based serial debug interface olivier.girard 4228d 04h /openmsp430/trunk/
165 Add missing I2C address in the README file. olivier.girard 4233d 05h /openmsp430/trunk/
164 Update ChangeLog olivier.girard 4260d 04h /openmsp430/trunk/
163 Fixed font handling problem olivier.girard 4260d 04h /openmsp430/trunk/
162 Add some more SVN ignore patterns.
Update testbench.
olivier.girard 4271d 04h /openmsp430/trunk/
161 add some SVN ignore patterns olivier.girard 4271d 04h /openmsp430/trunk/
160 Update ChangeLog olivier.girard 4271d 04h /openmsp430/trunk/
159 Removed unused sourced file... olivier.girard 4271d 04h /openmsp430/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.