OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] - Rev 206

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
205 Thanks again to Johan W. good feedback, the following updates are implemented:
- Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment.
- Update oscillators enable generation to relax a critical timing paths in the ASIC version.
- Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).		 olivier.girard 3271d 05h /openmsp430/trunk/fpga/
204 Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). olivier.girard 3278d 06h /openmsp430/trunk/fpga/
202 Add DMA interface support + LINT cleanup olivier.girard 3285d 05h /openmsp430/trunk/fpga/
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 3446d 04h /openmsp430/trunk/fpga/
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 3803d 06h /openmsp430/trunk/fpga/
193 Update FPGA projects with latest core RTL changes. olivier.girard 3846d 06h /openmsp430/trunk/fpga/
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 3986d 06h /openmsp430/trunk/fpga/
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 3998d 06h /openmsp430/trunk/fpga/
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 4099d 06h /openmsp430/trunk/fpga/
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 4100d 06h /openmsp430/trunk/fpga/
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 4100d 06h /openmsp430/trunk/fpga/
181 Update with latest oMSP Core version. olivier.girard 4141d 05h /openmsp430/trunk/fpga/
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4150d 05h /openmsp430/trunk/fpga/
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4150d 05h /openmsp430/trunk/fpga/
176 Update FPGA projects with latest openMSP430 core RTL olivier.girard 4167d 05h /openmsp430/trunk/fpga/
171 Update in order to add Hardware breakpoint support.
Hardware breakpoint are here only added for development purpose in order to add multi-core features as well as software & hardware breakpoint support to the GDB-Proxy.		 olivier.girard 4201d 03h /openmsp430/trunk/fpga/
168 Add missing second oMSP system. olivier.girard 4222d 05h /openmsp430/trunk/fpga/
167 Update LX9 Microboard FPGA example.
It now includes a dual-core oMSP system with a shared 16kB program memory.
Each core has its own 2kB data memory and an additional 2kB shared data memory.		 olivier.girard 4222d 05h /openmsp430/trunk/fpga/
165 Add missing I2C address in the README file. olivier.girard 4236d 05h /openmsp430/trunk/fpga/
162 Add some more SVN ignore patterns.
Update testbench.		 olivier.girard 4274d 04h /openmsp430/trunk/fpga/
161 add some SVN ignore patterns olivier.girard 4274d 04h /openmsp430/trunk/fpga/
157 Re-create new LX9 Microboard project to show off the new I2C serial debug interface (and more to come).... olivier.girard 4274d 04h /openmsp430/trunk/fpga/
156 Remove current LX9 microboard project (to be replaced with a new one showing off the new I2C based serial debug interface) olivier.girard 4274d 05h /openmsp430/trunk/fpga/
155 Update FPGA projects with the latest openMSP430 verilog code. olivier.girard 4274d 05h /openmsp430/trunk/fpga/
153 Update XFLOW scripts to bring more automation.
Several bitstreams are now checked in for direct use.		 olivier.girard 4329d 04h /openmsp430/trunk/fpga/
151 Add possibility to configure custom Program, Data and Peripheral memory sizes. olivier.girard 4359d 04h /openmsp430/trunk/fpga/
149 Update simulation regression result parser.
Fixed failing SFR test (due to newer MSPGCC version).
Implement request http://opencores.org/bug,view,2171 (burst accesses through the serial debug interface)		 olivier.girard 4362d 06h /openmsp430/trunk/fpga/
143 Update FPGA software examples to support MSPGCC Uniarch. olivier.girard 4433d 06h /openmsp430/trunk/fpga/
138 Update simulation scripts to support Cygwin out of the box for Windows users. olivier.girard 4449d 15h /openmsp430/trunk/fpga/
136 Update all FPGA projects with the latest core version. olivier.girard 4481d 05h /openmsp430/trunk/fpga/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.