OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] - Rev 208

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 3980d 08h /openmsp430/
187 Update ChangeLog olivier.girard 4081d 08h /openmsp430/
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 4081d 08h /openmsp430/
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 4082d 09h /openmsp430/
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 4082d 09h /openmsp430/
183 Update ChangeLog olivier.girard 4123d 07h /openmsp430/
182 Minor update to reflect new ASIC_CLOCKING option. olivier.girard 4123d 07h /openmsp430/
181 Update with latest oMSP Core version. olivier.girard 4123d 07h /openmsp430/
180 Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-)
olivier.girard 4123d 07h /openmsp430/
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 4132d 07h /openmsp430/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.