URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [OBSOLETE/] [altera_de1_board] - Rev 221

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
221	Move old Altera-DE1 project to the OBSOLETE directory. Create new Altera-DE0-Nano-SoC project, also containing a small demo of the openGFX430 graphic controller.	olivier.girard	3001d 17h	/openmsp430/trunk/fpga/OBSOLETE/altera_de1_board
212	Update all FPGA project examples to support both MSPGCC and TI/RedHat GCC toolchains.	olivier.girard	3276d 04h	/openmsp430/trunk/fpga/altera_de1_board
205	Thanks again to Johan W. good feedback, the following updates are implemented: - Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment. - Update oscillators enable generation to relax a critical timing paths in the ASIC version. - Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).	olivier.girard	3400d 18h	/openmsp430/trunk/fpga/altera_de1_board
204	Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that).	olivier.girard	3407d 18h	/openmsp430/trunk/fpga/altera_de1_board
202	Add DMA interface support + LINT cleanup	olivier.girard	3414d 18h	/openmsp430/trunk/fpga/altera_de1_board
200	Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains.	olivier.girard	3575d 17h	/openmsp430/trunk/fpga/altera_de1_board
193	Update FPGA projects with latest core RTL changes.	olivier.girard	3975d 18h	/openmsp430/trunk/fpga/altera_de1_board
190	Remove dummy memory read access for CMP and BIT instructions.	olivier.girard	4115d 18h	/openmsp430/trunk/fpga/altera_de1_board
188	Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c.	olivier.girard	4127d 18h	/openmsp430/trunk/fpga/altera_de1_board
186	Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247	olivier.girard	4228d 19h	/openmsp430/trunk/fpga/altera_de1_board
185	Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version)	olivier.girard	4229d 19h	/openmsp430/trunk/fpga/altera_de1_board
184	Fixed some project settings for newer Quartus version (12.1)	olivier.girard	4229d 19h	/openmsp430/trunk/fpga/altera_de1_board
181	Update with latest oMSP Core version.	olivier.girard	4270d 17h	/openmsp430/trunk/fpga/altera_de1_board
178	Update all linker scripts with a simplified version. Thanks to Mihai M. for this one :-)	olivier.girard	4279d 17h	/openmsp430/trunk/fpga/altera_de1_board
176	Update FPGA projects with latest openMSP430 core RTL	olivier.girard	4296d 17h	/openmsp430/trunk/fpga/altera_de1_board
155	Update FPGA projects with the latest openMSP430 verilog code.	olivier.girard	4403d 17h	/openmsp430/trunk/fpga/altera_de1_board
151	Add possibility to configure custom Program, Data and Peripheral memory sizes.	olivier.girard	4488d 16h	/openmsp430/trunk/fpga/altera_de1_board
149	Update simulation regression result parser. Fixed failing SFR test (due to newer MSPGCC version). Implement request http://opencores.org/bug,view,2171 (burst accesses through the serial debug interface)	olivier.girard	4491d 18h	/openmsp430/trunk/fpga/altera_de1_board
143	Update FPGA software examples to support MSPGCC Uniarch.	olivier.girard	4562d 18h	/openmsp430/trunk/fpga/altera_de1_board
138	Update simulation scripts to support Cygwin out of the box for Windows users.	olivier.girard	4579d 04h	/openmsp430/trunk/fpga/altera_de1_board

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [OBSOLETE/] [altera_de1_board] - Rev 221

Filtering Options