OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] - Rev 220

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
220 Create OBSOLETE directory to store old FPGA projects olivier.girard 2962d 21h /openmsp430/trunk/fpga/
212 Update all FPGA project examples to support both MSPGCC and TI/RedHat GCC toolchains. olivier.girard 3237d 07h /openmsp430/trunk/fpga/
205 Thanks again to Johan W. good feedback, the following updates are implemented:
- Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment.
- Update oscillators enable generation to relax a critical timing paths in the ASIC version.
- Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).		 olivier.girard 3361d 21h /openmsp430/trunk/fpga/
204 Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). olivier.girard 3368d 21h /openmsp430/trunk/fpga/
202 Add DMA interface support + LINT cleanup olivier.girard 3375d 20h /openmsp430/trunk/fpga/
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 3536d 20h /openmsp430/trunk/fpga/
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 3893d 21h /openmsp430/trunk/fpga/
193 Update FPGA projects with latest core RTL changes. olivier.girard 3936d 21h /openmsp430/trunk/fpga/
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 4076d 21h /openmsp430/trunk/fpga/
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 4088d 21h /openmsp430/trunk/fpga/
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 4189d 22h /openmsp430/trunk/fpga/
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 4190d 22h /openmsp430/trunk/fpga/
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 4190d 22h /openmsp430/trunk/fpga/
181 Update with latest oMSP Core version. olivier.girard 4231d 20h /openmsp430/trunk/fpga/
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4240d 20h /openmsp430/trunk/fpga/
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4240d 20h /openmsp430/trunk/fpga/
176 Update FPGA projects with latest openMSP430 core RTL olivier.girard 4257d 20h /openmsp430/trunk/fpga/
171 Update in order to add Hardware breakpoint support.
Hardware breakpoint are here only added for development purpose in order to add multi-core features as well as software & hardware breakpoint support to the GDB-Proxy.		 olivier.girard 4291d 19h /openmsp430/trunk/fpga/
168 Add missing second oMSP system. olivier.girard 4312d 21h /openmsp430/trunk/fpga/
167 Update LX9 Microboard FPGA example.
It now includes a dual-core oMSP system with a shared 16kB program memory.
Each core has its own 2kB data memory and an additional 2kB shared data memory.		 olivier.girard 4312d 21h /openmsp430/trunk/fpga/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.