OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] - Rev 226

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
223 Adjust register mapping of FRAME_SELECT olivier.girard 2921d 12h /openmsp430/trunk/fpga/
222 Update to latest openGFX430 version. Update 2BPP demo. olivier.girard 2922d 13h /openmsp430/trunk/fpga/
221 Move old Altera-DE1 project to the OBSOLETE directory.
Create new Altera-DE0-Nano-SoC project, also containing a small demo of the openGFX430 graphic controller.
olivier.girard 2999d 13h /openmsp430/trunk/fpga/
220 Create OBSOLETE directory to store old FPGA projects olivier.girard 2999d 14h /openmsp430/trunk/fpga/
212 Update all FPGA project examples to support both MSPGCC and TI/RedHat GCC toolchains. olivier.girard 3274d 00h /openmsp430/trunk/fpga/
205 Thanks again to Johan W. good feedback, the following updates are implemented:
- Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment.
- Update oscillators enable generation to relax a critical timing paths in the ASIC version.
- Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).
olivier.girard 3398d 14h /openmsp430/trunk/fpga/
204 Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that). olivier.girard 3405d 15h /openmsp430/trunk/fpga/
202 Add DMA interface support + LINT cleanup olivier.girard 3412d 14h /openmsp430/trunk/fpga/
200 Major verificaiton and benchmark update to support both MSPGCC and RedHat/TI GCC toolchains. olivier.girard 3573d 13h /openmsp430/trunk/fpga/
197 Fixed bug on the write strobe of the baudrate hi configuration register. olivier.girard 3930d 15h /openmsp430/trunk/fpga/
193 Update FPGA projects with latest core RTL changes. olivier.girard 3973d 15h /openmsp430/trunk/fpga/
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 4113d 15h /openmsp430/trunk/fpga/
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 4125d 15h /openmsp430/trunk/fpga/
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 4226d 15h /openmsp430/trunk/fpga/
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 4227d 15h /openmsp430/trunk/fpga/
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 4227d 15h /openmsp430/trunk/fpga/
181 Update with latest oMSP Core version. olivier.girard 4268d 14h /openmsp430/trunk/fpga/
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 4277d 13h /openmsp430/trunk/fpga/
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)
olivier.girard 4277d 13h /openmsp430/trunk/fpga/
176 Update FPGA projects with latest openMSP430 core RTL olivier.girard 4294d 14h /openmsp430/trunk/fpga/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.