OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 193

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
193 Update FPGA projects with latest core RTL changes. olivier.girard 3999d 18h /
192 Number of supported IRQs is now configurable to 14 (default), 30 or 62. olivier.girard 3999d 18h /
191 Update ChangeLog olivier.girard 4139d 18h /
190 Remove dummy memory read access for CMP and BIT instructions. olivier.girard 4139d 18h /
189 Update ChangeLog olivier.girard 4151d 18h /
188 Add missing include commands for the define and undefine files in the wakeup_cell and in dbg_i2c. olivier.girard 4151d 18h /
187 Update ChangeLog olivier.girard 4252d 18h /
186 Fixed Hardware Multiplier byte operations bug: http://opencores.org/bug,assign,2247 olivier.girard 4252d 18h /
185 Update Altera FPGA example bitstream (no functional change... only generated with a newer Quartus version) olivier.girard 4253d 18h /
184 Fixed some project settings for newer Quartus version (12.1) olivier.girard 4253d 19h /
183 Update ChangeLog olivier.girard 4294d 17h /
182 Minor update to reflect new ASIC_CLOCKING option. olivier.girard 4294d 17h /
181 Update with latest oMSP Core version. olivier.girard 4294d 17h /
180 Add new ASIC_CLOCKING configuration option to allow ASIC implementations with FPGA clocking scheme.
Thanks to Sebastien Van Cauwenberghe's contribution :-)		 olivier.girard 4294d 17h /
179 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4303d 17h /
178 Update all linker scripts with a simplified version.
Thanks to Mihai M. for this one :-)		 olivier.girard 4303d 17h /
177 Update ChangeLog olivier.girard 4320d 17h /
176 Update FPGA projects with latest openMSP430 core RTL olivier.girard 4320d 17h /
175 Update hardware breakpoint unit with the followings:
- fixed hardware breakpoint bug with CALL instructions.
- modified data read watchpoint behavior to also trigger with read/modify/write instructions.
- removed unused ports.		 olivier.girard 4320d 17h /
174 Cleanup dmem_wr generation logic. Important note: this is not a bug fix, only beautification. olivier.girard 4320d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.