OpenCores
First Prev 2/129 Next Last


Topic Replies Views Last post
You need to be logged in to start a topic. Log in to the left or click here to register.  
 
JPEG2000 core 0 906 "JPEG2000 core"
by omerc100 Aug 28, 2020
(7,4) cyclic code encoder in VHDL 0 953 "(7,4) cyclic code encoder in VHDL"
by Sunks Jun 14, 2020
Willing to join an ongoing project 1 1076 "RE: Willing to join an ongoing project"
by vikku Jun 14, 2020
Handshaking between pipeline stages 1 1186 "RE: Handshaking between pipeline stages"
by dgisselq Jun 1, 2020
face detection 3 2240 "RE: face detection"
by kuzmi4 May 21, 2020
Individual Project 11 2527 "RE: Individual Project"
by rahulkumarbudhwani May 11, 2020
FPGA to Laptop connection 2 1442 "RE: FPGA to Laptop connection"
by pekon May 9, 2020
fft core with quartus 10 2989 "RE: fft core with quartus"
by diemelbecker Apr 30, 2020
SIMD 2 889 "RE: SIMD"
by Agner Apr 11, 2020
Dedicated microprocessor 3 1423 "RE: Dedicated microprocessor"
by wingedpower Mar 25, 2020
Filling a Big Part 1 1097 "RE: Filling a Big Part"
by robfinch Dec 15, 2019
IRIG-B CORE in vhdl 2 5683 "RE: IRIG-B CORE in vhdl"
by cussans Nov 21, 2019
ALU Design 1 1450 "RE: ALU Design"
by dgisselq Nov 20, 2019
EZ80 0 1121 "EZ80"
by nbrunori_cpt03 Nov 4, 2019
I2C core - how to multi master 10 2331 "RE: I2C core - how to multi master"
by vijaypk Aug 5, 2019


First Prev 2/129 Next Last
© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.