OpenCores
First Prev 12/20 Next Last


Topic Replies Views Last post
You need to be logged in to start a topic. Log in to the left or click here to register.  
 
About USB 2.0 Verilog Core 0 1547 "About USB 2.0 Verilog Core"
by pertierr@purdue.edu Jan 29, 2005
Difference between full&low speed transceiver 3 1901 "Difference between full&low speed transceiver"
by M.AbuKhater Jan 27, 2005
Bulk in not NAKing in usb1_funct 0 1436 "Bulk in not NAKing in usb1_funct"
by MattGillespie Jan 26, 2005
USB 1.1 Device Core Endpoint Clarification 2 1848 "USB 1.1 Device Core Endpoint Clarification"
by RudolfUsselmann Jan 17, 2005
Need Clarifiaction USB 1.1 Interrupt Endpoint 1 1695 "Need Clarifiaction USB 1.1 Interrupt Endpoint"
by JecelAssumpcaoJr Jan 17, 2005
experiance with USB cores 1 1651 "experiance with USB cores"
by RaviKumarKrishnan Jan 13, 2005
VBUS state in HNP 1 1621 "VBUS state in HNP"
by RaviKumarKrishnan Jan 12, 2005
Connecting several cores into a single FPGA 1 1904 "Connecting several cores into a single FPGA"
by KoljaSulimma Jan 2, 2005
USB requests 0 1378 "USB requests"
by ritzgarg@yahoo.com Jan 2, 2005
test bench 1 1513 "test bench"
by KoljaSulimma Dec 24, 2004
pdiusbd12 0 1450 "pdiusbd12"
by sastry_krk@satyam.com Dec 7, 2004
packet retransmission 0 1435 "packet retransmission"
by M.AbuKhater Dec 7, 2004
timeout values 0 1447 "timeout values"
by IgorMohor Dec 1, 2004
Driven SE 0 2 2198 "Driven SE 0"
by NeelabhSingh Nov 29, 2004
Enumeration... 2 1721 "Enumeration..."
by S.Georges Nov 26, 2004


First Prev 12/20 Next Last
© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.