Pipelined fixed point elementary functions (div, sin, cos, exp, atan2, sqrt) :: Overview

Project maintainers


Name: pipelined_fixed_point_elementary_functions
Created: Dec 22, 2013
Updated: Jan 7, 2014
SVN Updated: Dec 31, 2013
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: DSP core
Language: Verilog
Development status: Alpha
Additional info: Design done, FPGA proven
WishBone compliant: No
WishBone version: n/a
License: LGPL


Conveyored (result on every clock) elementary functions, implemented with CORDIC for demoscene project ( Number sizes in bits parametrized. Tested by eye, on DE2-115 board with VGA display.
Testing environments for DE2-115 and Marsohod II dev. boards included. DE2-115 testing environment may contain some board related code copyrited by Terasic or Altera.
Test projects for DE0 and DE0_nano dev. boards may be added on request.

© copyright 1999-2017, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.