Pipelined wishbone to AXI converter :: Overview

Project maintainers


Name: wb2axip
Created: Sep 6, 2016
Updated: Mar 16, 2018
SVN Updated: Mar 8, 2018
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 7 reported / 4 solved

★ Star 1 you like it: star it!

Other project properties

Category: Communication controller
Language: Verilog
Development status: Alpha
Additional info: Design done, FPGA proven
WishBone compliant: Yes
WishBone version: n/a
License: GPL


Built out of necessity, this core is designed to provide a conversion from a wishbone bus to an AXI bus. Primarily, the core is designed to connect a wishbone bus, either 32 or 128 bits wide, to a 128-bit wide AXI bus, which is the natural width of a DDR3 transaction. Hence, if the Memory Interface Generated DDR3 controller is running at a 4:1 clock rate, memory clocks to AXI system clocks, then it should be possible to accomplish one transaction per clock at a sustained or pipelined rate. This bus translator is designed to be able to handle one transaction per clock.

A second bridge has since been added to the repository. This bridge converts AXI4 (full, not lite) to wishbone B4/pipeline.

Current Status

The wishbone to AXI4 bridge appears to be working quite well, as I have used it now in practice for several years. I'm sure there's something in there that I'm missing, but for now it has worked in every situation I've tried it within.

The AXI4 to Wishbone bridge has just been added to the repository. It's status is unknown.

Finally, because I've been struggling to access opencores for updates and more, the repository has been moved to GitHub.


Please contact me at zipcpu (at) if you have any questions about these cores.

© copyright 1999-2018, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.