A hamming encoder and decoder with single-error correcting and double-error detecting capability. The message length can be configured through a generic. Both the code generator matrix and the parity-check matrix are computed in the VHDL itself.
Specification and design documents can be found in the doc directory of the project repository.