Generic AXI master stub

Project maintainers


Name: axi_master
Created: Apr 3, 2011
Updated: Oct 21, 2013
SVN Updated: Jul 3, 2011
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 1 reported / 0 solved
Star2you like it: star it!

Other project properties

Category:Testing / Verification
Development status:Alpha
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL


Generic AXI master stub. Supports multiple internal masters (multiple AXI IDs), 32/64 data bits, AXI bursts and random wait-states. The design is built according to input parameters: ID number, data bits, AXI command depth, etc. The source files are written in RobustVerilog, a free RobustVerilog parser can be downloaded from http://www.provartec.comedatools