axi_vga
Project maintainers
Details
Name: axi_vga
Created: Nov 20, 2019
Updated: Nov 20, 2019
SVN Updated: Nov 20, 2019
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Created: Nov 20, 2019
Updated: Nov 20, 2019
SVN Updated: Nov 20, 2019
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Star2you like it: star it!
Other project properties
Category:Video controller
Language:Verilog
Development status:Stable
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Language:Verilog
Development status:Stable
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Description
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
The url of the svn repository is: https://opencores.org/websvn/listing/axi_vga/axi_vga
I use the AXI3 bus to take the image data from DRAM to LCD-TFT. OS: opensource linux kernel 4.14 driver: simplefb
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.