DDR3 SDRAM controller
Compilation #1
Open dievagge opened this issue about 11 years ago
dievagge commented about 11 years ago
The project doesn't compile. It is consisted of 3 files which are separate modules. But they are not linked somehow. Any ideas?
eschabor was assigned almost 8 years ago
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.