Username:
Password:
Remember me
Register
Browse
Projects
Forums
About
Mission
Logos
Community
Statistics
HowTo/FAQ
FAQ
Project
SVN
WISHBONE
EDA Tools
Media
News
Articles
Newsletter
Licensing
Commerce
Shop
Advertise
Jobs
Partners
Maintainers
Contact us
Iso7816_3_Master
Overview
News
Downloads
Bugtracker
News
Apr 18, 2011
FPGA test in T=0, 8 cycles per ETU, direct convention succesful from very first trial !
riou, sebastien
Feb 19, 2011
T=0 functional in direct and inverse convention
riou, sebastien
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.