OpenCores

openVeriFLA - FPGA logic analyzer :: Overview



Project maintainers

Details

Name: openverifla
Created: Jul 31, 2007
Updated: May 16, 2019
SVN Updated: Feb 7, 2019
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Star0you like it: star it!

Other project properties

Category:Library
Language:Verilog & VHDL
Development status:Stable
Additional info:FPGA proven
WishBone compliant: No
WishBone version: n/a
License: GPL

openVeriFLA 2019 - FPGA logic analyzer

openVeriFLA 2019 is an FPGA logic analyzer. The host computer software is written in Java,
so it is platform independent. The HDL code is written in Verilog and VHDL,
in both languages being fully supported.
This project helps in on-board testing and debugging of the FPGA projects.
This is done by real-time capturing and then graphically displaying
the signals transitions that happen inside the FPGA chip.
Having a didactic scope, openVeriFLA is designed & tested on and for small projects.
openVeriFLA comes with its reference manual.

openVeriFLA 2.4 has been released. I hope to find it usefull :)
Do not use 1.0.3 and older versions because are obsolete.
Please provide feedback!

Features

on-the-fly capture, graphical display

Status

ready to use