RC4 Pseudo-random stream generator
News
| Feb 26, 2013 | Updated description. 2 clocks/byte -> 1clock/byte | Alfredo, Ortega |
| Jul 11, 2012 | Updated documentation of design and FPGA proven. | Alfredo, Ortega |
| Jul 11, 2012 | Updated documentation | Alfredo, Ortega |
| Jun 4, 2012 | Synthesizes OK with ISE, compliant with Wikipedia testvectors, I consider it Stable now. | Alfredo, Ortega |
| May 21, 2012 | Updated licensing to LGPL | Alfredo, Ortega |
| May 18, 2012 | First version - RC4 algorithm working but need modularization | Alfredo, Ortega |
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.