OpenCores
Issue List
Sim broken #17
Open hens opened this issue over 1 year ago
hens commented over 1 year ago

Simulation doesn't work, straight out of the box.

access_to_reg TEST Time: 925 TEST 0: 3 32-BIT READ-WRITE REGISTERS ( VARIOUS BUS DELAYS ) Time: 1005 Wrong defaulte value @ addr d0000058, tmp_data xxxxxxxx, should b 00000000 Time: 1161 Register could not be written to FFFF_FFFF - addr d0000058, tmp_data 00000000 Time: 1239 Wrong defaulte value @ addr d0000004, tmp_data 000000ff, should b 00000000 Time: 1395 Register could not be written to FFFF_FFFF - addr d0000004, tmp_data 00000000 ... lots more ...


Assignee
No one
Labels
Bug