OpenCores

* 8/16/32 bit SDRAM Controller

Issue List
wb_cti_i #1
Closed LIUSHENGHAO opened this issue over 12 years ago
LIUSHENGHAO commented over 12 years ago

there is a port named 'wb_cti_i' which is not in specification datasheet. and my wish bone bus has not this port.... I want to know how to set this.

dinesha was assigned over 12 years ago
dinesha commented over 12 years ago

Currently Design does not uses wb_cti signal. You can tie it to zero. But we may use this signal for feature version.

As the the Wish bone spec, input 2:0 wb_cti_i ; /*** The Cycle Type Idenfier CTI_IO() Address Tag provides additional information about the current cycle. The MASTER sends this information to the SLAVE. The SLAVE can use this information to prepare the response for the next cycle. Table 4-2 Cycle Type Identifiers CTI_O(2:0) Description โ€˜000โ€™ Classic cycle. โ€˜001โ€™ Constant address burst cycle โ€˜010โ€™ Incrementing burst cycle โ€˜011โ€™ Reserved โ€˜100โ€™ Reserved โ€˜101 Reserved โ€˜110โ€™ Reserved โ€˜111โ€™ End-of-Burst ****/

-Dinesh Annayya

dinesha commented over 12 years ago

You can also refer the Test Bench top-level file:

trunk/verif/tb/tb_top.sv to understand the sdrc_top module instantiation.

-Dinesh Annayya

dinesha closed this over 12 years ago

Assignee
dinesha
Labels
Request