Campbell, Ken

The VHDL Test Bench

# Error: COMP96_0153: example_dut_tb_bhv.vhd : (161, 0): Formal "last_num" of class variable must be associated with a variable.

# Error: COMP96_0093: example_dut_tb_bhv.vhd : (284, 52): Actual parameter types in subprogram call do not match subprogram formal parameter types.

# Error: COMP96_0093: example_dut_tb_bhv.vhd : (291, 56): Actual parameter types in subprogram call do not match subprogram formal parameter types.

# Error: COMP96_0093: example_dut_tb_bhv.vhd : (412, 56): Actual parameter types in subprogram call do not match subprogram formal parameter types.

Multiple Errors in Aldec

The parser compares the current variable with length l to variables in the list using the same length value.  This causes a variable creation error during parsing.  Example:

--  This inline variable
DONE123:

-- Causes the system to think this is a duplicate addition
DONE:

Because the length of DONE is used to compare both variables.

Variables with Similar Text

Hi,

In <project>_tb_ent.vhd

'use work.tb_pkg.all; -- test bench package'

is missing when using 'ttb_gen_gui.tcl'. I'm using the latest CVS version.

Kind regards,
Alain Péteut

Browse

The VHDL Test Bench