Username:
Password:
Remember me
Register
Browse
Projects
Forums
About
Mission
Logos
Community
Statistics
HowTo/FAQ
FAQ
Project
SVN
WISHBONE
EDA Tools
Media
News
Articles
Newsletter
Licensing
Commerce
Shop
Advertise
Jobs
Partners
Maintainers
Contact us
Configurable High Speed Viterbi Decoder
Overview
News
Dev
Downloads
Bugtracker
Project maintainers
Yu, Huang
Details
Name: vitdec
Created: Oct 19, 2010
Updated: Dec 2, 2013
SVN Updated: Dec 4, 2010
SVN:
Browse
Latest version:
download
(might take a bit to start...)
Statistics:
View
Bugs:
1 reported / 0 solved
Star
1
you like it: star it!
Other project properties
Category:
DSP core
Language:
Verilog
Development status:
Alpha
Additional info:
WishBone compliant: No
WishBone version: n/a
License: GPL
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.