Category:ECC core Language:Verilog Development status:Stable Additional info: WishBone compliant: No WishBone version: n/a License: LGPL
A fully tested Viterbi decoder, rate=1/2 with generator polynomials g0 = 010 and g1 = 101. The soft input bit width and trace back length are configurable. It shows how the path metrics, branch metrics, add-compare-select, and trace back work.