FirGen/MultGen :: Overview

Project maintainers


Name: fir_filter_generator
Created: Dec 29, 2005
Updated: Dec 20, 2009
SVN Updated: Mar 10, 2009
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: DSP core
Language: Other
Development status: Stable
Additional info: Design done, FPGA proven, Specification done
WishBone compliant: No
WishBone version: n/a
License: GPL


VHDL core generator

FIRGEN Project generates optimized VHDL codes for FIR Filters and Multiplier arrays
using "Nonrecursive Signed Common Subexpression Algorithm".

program writen on C++
firgen [OPTION..]
Available options are :
-w Input Data Width
-m Generate Only Multipliers Array
-a Generate Asynchronus Multipliers array (no CLK signal)
-e Use CLK_EN input
-c filter coefficients, coma separated
-o Output File Name
-? Help

Example For Use:
FirGen -w 16 -c 1,2,3,4,5 -o my_fir

this command generates 2 output files
my_fir.vhd - Main Fir module
my_fir_mult.vhd - Multipliers Array (DIn*C1, DIn*C2,..., DIn*Cn)

Input data width is 16 bit
Filter Coefitions : 1,2,3,4,5


FIR Filter Generator
Multiplyer Array Generator with common input


Stable and ready for use Ver1.1
Asynchronus operation
and CLK_En features added

Download URL:

note : May be you will need to install cygwin from to be able
run this program.

© copyright 1999-2017, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.