Uart block :: Overview

Project maintainers


Name: uart_block
Created: Apr 20, 2012
Updated: May 5, 2012
SVN Updated: May 12, 2012
SVN: Browse
Latest version: download
Statistics: View

Other project properties

Category: Communication controller
Language: VHDL
Development status: Mature
Additional info: FPGA proven, Specification done
WishBone compliant: Yes
WishBone version: n/a
License: LGPL


Simple uart core with wishbone slave interface and programmable baud rate generator, based on clock speed and desired baud rate

© copyright 1999-2017, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.