Current project provides idea of complex network design verification via [{Linux-tunnel interface} + SystemVerilog DPI-C}].