Riedel, Ulrich

68hc08

## MC68HC08 clone

A MC68HC08 clone in VHDL as single file. Twice performance as the original. Multiplication is done in one clock cycle. Division in two clock cycles.  

## Features

\- feature1  
\- feature1.1  
\-feature1.2  
\-feature2

## 2007.02.08 first version

tested with C compiler works OK with interrupts  
2009.07.16 new version, bugfix at opcode 7E mov ,X+,opr8a X post increment fixed


<h2 id="m-c68-h-c08-clone">MC68HC08 clone</h2>
<p>A MC68HC08 clone in VHDL as single file. Twice performance as the original. Multiplication is done in one clock cycle. Division in two clock cycles.<br />
</p>
<h2 id="features">Features</h2>
<p>- feature1<br />
  - feature1.1<br />
  -feature1.2<br />
-feature2</p>
<h2 id="2007-02-08-first-version">2007.02.08 first version</h2>
<p>tested with C compiler works OK with interrupts<br />
2009.07.16  new version, bugfix at opcode 7E  mov ,X+,opr8a  X post increment fixed</p>


Browse

68hc08

Project maintainers

Details

Other project properties

MC68HC08 clone

Features

2007.02.08 first version