RISCV-EC
Project maintainers
Details
Name: ecriscv
Created: Aug 20, 2022
Updated: Aug 25, 2022
SVN: No files checked in
Bugs: 0 reported / 0 solved
Created: Aug 20, 2022
Updated: Aug 25, 2022
SVN: No files checked in
Bugs: 0 reported / 0 solved
Star1you like it: star it!
Other project properties
Category:Processor
Language:VHDL
Development status:Alpha
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Language:VHDL
Development status:Alpha
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Description
RISCV-EC is a RV32I processor core in experimetal stage written in VHDL
the proyect is hosted on: https://github.com/guianmon99/rv32i
The url of the svn repository is: https://opencores.org/websvn/listing/ecriscv/ecriscv
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.